portion of data and the second portion of data are included in the same packet].

- 159. (Amended) The method of claim 158 wherein the write request is included in a first packet, and the first portion of data and the second portion of data are included in a second packet.
- 160. (Amended) The method of claim 158 wherein the write request includes an operation code[, the first portion of data and the second portion of data are included in the same packet].

Kindly ADD the following claims:

5

6

7

8

9 ·

10_

11

12

1 -- 176. A method of controlling a synchronous memory device, 2 wherein the memory device includes a plurality of memory cells, the 3 method of controlling the memory device comprises:

providing first block size information to the memory device, wherein the first block size information defines an amount of data to be input by the memory device in response to a write request;

issuing the write request to the memory device, wherein the memory device samples the write request synchronously with respect to an external clock and, in response to the write request, the memory device samples first and second portions of data;

providing a first portion of data to the memory device synchronously with respect to a rising edge transition of an external clock signal; and

14	providing a second portion of data to the memory device
15	synchronously with respect to a falling edge transition of the external
16	clock signal.
11	177. The method of claim 176 wherein the write request is included
2	in a first packet and both the first and second portions of data are
. 3	included in a second packet.
1.	178. The method of claim 176 wherein the write request includes
2	an operation code.
1	179. The method of claim 178 wherein the memory device samples the
2	operation code synchronously with respect to a first transition of the
3	external clock signal.
1	180. The method of claim 176 wherein:
2	a first portion of the amount of data is sampled by the
3	memory device in response to a rising edge transition of the
4	external clock signal; and
5	a second portion of the amount of data is sampled by
6	the memory device in response to a falling edge transition
7	of the external clock signal.
1	181. The method of claim 176 wherein the first block size
2	information and the write request are included in a packet.
1	182. The method of claim 176 further including:

in response to a second edge transition of the external clock signal the memory device samples the second portion of the data, wherein the first and second edge transitions are from the same clock cycle of the external clock signal.

185. The method of claim 176 wherein the external clock signal is provided by an external clock generator.

7

8

9

1

2